13231 : CMOS VLSI Design : 2 UMEF 2

Due credit will be given to neatness and adequate dimensions.

Illustrate your answer necessary with the help of neat sketches. Use of pen Blue/Black ink/refill only for writing the answer book.

Diagrams and design equations should be given wherever necessary.

SECTION - A

OR

Explain the trade - offs between open, closed & twisted bit lines in a dynamic RAM array.

Briefly discuss the speed limitations of comparator circuit. Discuss the design of high -

speed comparator using a combination of preamplifier followed by a latch. The preamplifier uses bandwidth to quickly build up the input. The latch uses positive feedback to take the

OR

With the help of neat circuit diagram & associated design equations, explain the behaviour

Design a Gray - coded counter in which only one - bit changes on each - cycle.

Answer three question from Section A and three question from Section B.

P. Pages: 2

1.

4.

5.

6.

a)

b)

AU - 3323

signal to its final.

of switch capacitor filters.

Time: Three Hours

Notes: 1.

2.

3.

4.

5.

6.

Assume suitable data wherever necessary.

AU - 3323

14

14

13

7

6

13

13

P.T.O

Max. Marks: 80

M.E. Second Semester (Digital Electronics) (Part Time / Full Time) (C.G.S.- New)

1

SECTION - B

7.		With reference to CMOS PLL, explain the following blocks with their design equations:	13
		i) Phase - Frequency detector.	
		ii) Charge - pump & loop fibre.	
		iii) VCO	
		iv) Compare the performance parameters of current starved & LC oscillator based VCO.	
		OR	
8.		Design class - E RF power - amplifier for following specifications:	13
		i) Load 1 W, 50 ohm	
		ii) DC supply = 3.3 V .	
		iii) Q = 10Briefly, describe the circuit behaviour along with the design equations used.	
9.		Explain in detail the I/O planning, power planning & clock planning after floorplanning in ASICS.	13
		OR	
10.	a)	Explain the look - ahead partitioning algorithm & enlist the merits over K - L algorithm.	7
	b)	Explain briefly the various sources of power - dissipation in CMOS ASIC design.	6
11.		Briefly explain the goals & objectives of placement process in ASIC design. Also, explain in detail the zero - stack algorithm.	14
		OR	
12.	a)	Describe SDF, PDEF, LEF & DEF formats for floorplanning & placements.	7
	b)	Briefly discuss to physical design flow related to floorplanning and placement in ASIC design.	7

http://www.sgbauonline.com
