## M.E. Second Semester (Digital Electronics) (Part Time / Full Time) (C.G.S.- New) 13232: Parallel Computing: 2 UMEF 3/4 UMEP 1

	13232: Faranci Computing: 2 ONIEF 3/4 ONIEF 1					
2 ee Ho		3324 ks: 80				
3	Due credit will be given to neatness and adequate dimensions.  Assume suitable data wherever necessary.  Illustrate your answer necessary with the help of neat sketches.  Use of pen Black ink/refill only for writing the answer book.					
Exp	lain various speedup performance laws with their basis of application.	7				
Y, a	on - pipelined processor X has a clock rate of 25 MHz and an average CPI of 4. Processor improved successor of X, is designed with a five stage linear instruction pipeline ever, due to the latch delay and clock skew effects the clock rate of Y is only 20 MHz. If a program containing 100 instructions is executed on both processors. What is the speedup of processor Y compared with that of processor X?  Calculate the MIPS rate of each processor during the execution of this particular program.	e. Z.				
	OR					
Diff	erentiate between implicit and explicit parallelism with a neat sketch.	7				
grap S1: S2: S3: S4:	lain different types of data dependency with an example. Draw the data dependency h for the following: Load R1, M(1000) Move R2, R1 Inc R1 Add R2, R1 Store M(1000), R1	7				
prod	lain how grain packing can be done to compute the sum of the 4 elements in the resulting fluct matrix $C = A \times B$ . Where A and B are $2 \times 2$ matrices. Assume grain size for addition is 101 and the grain size for addition is 8.	g 13 or				
	OR					
Expl	lain the various grain sizes with respect to program partitioning for scheduling.	7				
i) ii)	lain the following static connection networks. Linear array, Binary Flat tree and Hyper cube	6				
Cons	sider the execution of a program of 15,000 instructions by a linear pipeline processo	r 7				

4.

5.

a)

b)

a)

sequence executions are ignored.

P. Pages: 2

1.

Time: Three Hours

Notes:

b)

with a clock of 25 MHz. Assume that the instruction pipeline has five stages and that one instruction is issued per clock cycle. The penalties due to branch instructions and cut-of-

		with the use of equivalent non-pipelined processor with an equal amount of flow- through delay.	
		ii) What are the efficiency and throughput of this pipelined processor?	
	b)	Explain speedup, efficiency and throughput for a pipeline processor.	6
		OR	
6.		Differentiate between:  i) Super scalar processors and VLIW processors.  ii) Trace scheduling and dynamic scheduling.  iii) Software pipelining and hardware pipelining.	13
7.	a)	What is the cache coherence and why is it important in shared memory multiprocessor system? How can the problem be solved with snoopy cache controller?	7
	b)	What do you mean by virtual channels? Explain in brief the deadlock avoidance techniques.  OR	7
8.	a)	Explain in brief the following directory based protocols.  i) Full map directories ii) Limited directories	7
	b)	Explain the following terms as applied to communication patterns in a message passing network:  i) Unicast versus multicast  ii) Broadcast versus conference	7
9.	a)	Distinguish between:  i) Multiprocessor and Hyper threading technology.  ii) Hardware based and software based multithreading.	8
	b)	Explain the context switching policies in multithreaded architecture.  OR	5
10.	a)	Differentiate between static dataflow computer and dynamic dataflow computer.	7
	b)	Explain the principle of multithreading.	6
11.	a)	Explain the following as applied to parallel programming environment.  i) Visualization support  ii) Performance tuning	7
	b)	Differentiate between passing programming model and shared memory programming model.	6
	_	OR	_
12.	a)	Explain in detail as applied to the multiprocessing environment.  i) Multitasking  ii) Autotasking  iii) Microtasking	7
	b)	Explain the term heterogeneous processing.	6
		*****	

http://www.sgbauonline.com

AU - 3324 2